Method and system for simultaneous transmission and reception of fm signals utilizing a ddfs clocked by an rfid pll

ABSTRACT

Aspects of a method and system for simultaneous transmission and reception of FM signals utilizing a DDFS clocked by an RFID PLL are provided. In this regard, a plurality of signals utilized to transmit or receive FM communication may be generated by clocking a plurality of DDFSs via a signal generated to enable RFID communication. 
     The DDFSs may be controlled via one or more control words, which may be generated by a processor. In this regard, the control words may determine a frequency and/or phase of the signals output by the DDFSs. The control words may be adjusted to maintain a constant phase and/or frequency at the DDFS outputs in spite of changes to the signal clocking the DDFS. Accordingly, signals of two or more frequencies may be generated by the DDFSs to allow simultaneous transmission and reception of FM signals.

CROSS-REFERENCE TO RELATED APPLICATIONS/INCORPORATION BY REFERENCE

This application makes reference to, claims priority to, and claims benefit of U.S. Provisional Application Ser. No. 60/895,698 (Attorney Docket No. 18372US01) filed Mar. 19, 2007.

This application also makes reference to:

-   U.S. patent application Ser. No. ______ (Attorney Docket Number     18372US02) filed on even date herewith; -   U.S. patent application Ser. No. ______ (Attorney Docket Number     18574US02) filed on even date herewith; -   U.S. patent application Ser. No. ______ (Attorney Docket Number     18575US02) filed on even date herewith; -   U.S. patent application Ser. No. ______ (Attorney Docket Number     18576US02) filed on even date herewith; -   U.S. patent application Ser. No. ______ (Attorney Docket Number     18577US02) filed on even date herewith; -   U.S. patent application Ser. No. ______ (Attorney Docket Number     18578US02) filed on even date herewith; -   U.S. patent application Ser. No. ______ (Attorney Docket Number     18579US02) filed on even date herewith; -   U.S. patent application Ser. No. ______ (Attorney Docket Number     18580US02) filed on even date herewith; -   U.S. patent application Ser. No. ______ (Attorney Docket Number     18581 US02) filed on even date herewith; -   U.S. patent application Ser. No. ______ (Attorney Docket Number     18590US02) filed on even date herewith.

Each of the above referenced applications is hereby incorporated herein in by reference its entirety.

FIELD OF THE INVENTION

Certain embodiments of the invention relate to signal processing. More specifically, certain embodiments of the invention relate to a method and system for simultaneous transmission and reception of FM signals utilizing a DDFS clocked by an RFID PLL.

BACKGROUND OF THE INVENTION

With the growing popularity of portable electronic devices and wireless devices that support audio applications, there is a growing need to provide a simple and complete solution for audio communications applications. Additionally, with the growing popularity of RFID technologies, there is a need to provide a simple and complete solution for integrating RFID into portable electronic devices such as wireless handsets. In this regard, FM transmission, FM reception, and/or RFID may all be integrated into a single device. For example, a portable electronic device such as a wireless handset may play stored audio content and/or receive audio content via broadcast communication. In this regard, the device may receive or transmit conventional FM radio signals. Additionally, portable devices such as wireless handsets are increasingly being used, for example, as a replacement for conventional RFID badges and smart cards. For example, RFID enabled wireless handsets may be utilized in a manner similar to smart cards and may be utilized to store account information for the purchase of goods and services. In this manner, a user may, for example, simply hold his wireless handset up to a terminal and have funds automatically deducted from his account.

However, integrating support for FM transmission, FM reception, and RFID into, for example, a wireless handset may be costly. In this regard, combining FM radio and RFID services into a portable electronic device or a wireless device may require separate processing hardware and/or separate processing software. Furthermore, simultaneous use of a plurality of radios in a portable device may result in significant increases in power consumption. Power being a precious commodity in most portable devices, combining an FM radio and RFID services into a single device may require careful design and implementation in order to minimize battery usage. Additional overhead such as sophisticated power monitoring and power management techniques are required in order to maximize battery life.

Further limitations and disadvantages of conventional and traditional approaches will become apparent to one of skill in the art, through comparison of such systems with some aspects of the present invention as set forth in the remainder of the present application with reference to the drawings.

BRIEF SUMMARY OF THE INVENTION

A system and/or method is provided for simultaneous transmission and reception of fm signals utilizing a DDFS clocked by an RFID PLL, substantially as shown in and/or described in connection with at least one of the figures, as set forth more completely in the claims.

These and other advantages, aspects and novel features of the present invention, as well as details of an illustrated embodiment thereof, will be more fully understood from the following description and drawings.

BRIEF DESCRIPTION OF SEVERAL VIEWS OF THE DRAWINGS

FIG. 1 is a diagram of exemplary handheld devices that communicate with an RFID terminal, an FM transmitter, and/or a FM receiver utilizing a single chip with integrated RFID and FM radios, in accordance with an embodiment of the invention.

FIG. 2 is a block diagram of an exemplary RFID system, in connection with an embodiment of the invention.

FIG. 3A is a block diagram of an exemplary system for FM transmission and/or FM reception, in connection with an embodiment of the invention.

FIG. 3B is a block diagram illustrating a FM transceiver sharing an external antenna between transmit and receive functions, in connection with an embodiment of the invention.

FIG. 3C is a block diagram illustrating a FM transceiver utilizing separate external receive and transmit antennas, in connection with an embodiment of the invention.

FIG. 3D is a block diagram illustrating a FM transceiver sharing an internal antenna between transmit and receive functions, in connection with an embodiment of the invention.

FIG. 3E is a block diagram illustrating a FM transceiver utilizing separate external receive and transmit antennas, in connection with an embodiment of the invention.

FIG. 4A is an exemplary diagram of a System on Chip (SoC) with integrated RFID and FM radios, in accordance with an embodiment of the invention.

FIG. 4B is a block diagram of a direct digital frequency synthesizer (DDFS), in accordance with an embodiment of the invention.

FIG. 5 is a flow chart illustrating exemplary steps in simultaneously transmitting and receiving FM signals utilizing a plurality of DDFSs clocked by a RFID PLL, in accordance with an embodiment of the invention.

DETAILED DESCRIPTION OF THE INVENTION

Certain embodiments of the invention may be found in a method and system for transmission and reception of FM signals utilizing a DDFS clocked by an RFID PLL. In this regard, a plurality of signals utilized to simultaneously transmit and receive FM communication may be generated by clocking a plurality of DDFSs, such as the DDFSs 422 a and 422 b of FIG. 4A, via a signal generated to enable RFID communication. The signal that enables RFID communication and clocks the DDFSs may be within one of several common frequency bands utilized for RFID communication. These frequency bands may include 868 MHz to 928 MHz, 2.4 GHz to 2.483 GHz, and 5.725 to 5.875 GHz. These frequencies may be generated by a PLL which may be a simple fixed-frequency PLL. The signals output by the DDFSs may comprise in-phase and quadrature phase components, as shown in FIGS. 4A and 4B. The signals output by the DDFSs may fall within a frequency band of 60 MHz to 130 MHz.

The DDFSs may be controlled via one or more control words (CTRL in FIG. 4A) from a processor, such as the processor 130 disclosed in FIG. 4A. In this regard, the control word may determine a frequency and/or phase of the signals output by the DDFSs. The control words may be adjusted to maintain a constant phase and/or frequency in spite of changes to the signal clocking the DDFS. Moreover, a frequency generated by a first DDFS, such as the DDFS 422 a, may be different than a frequency generated by a second DDFS, such as the DDFS 422 b. Accordingly, a system, such as the system 400 of FIG. 4A, may transmit FM signals on one frequency and simultaneously receive FM signals on another frequency.

FIG. 1 is a diagram of exemplary handheld devices that communicate with an RFID terminal, an FM transmitter, and/or a FM receiver utilizing a single chip with integrated RFID and FM radios, in accordance with an embodiment of the invention. Referring to FIG. 1, there is shown an RFID terminal 202, a FM transmitter 302, a FM receiver 310, and a number of wireless devices including a wireless handset 204 a, a smart phone 204 b, a computer 204 c, and an exemplary FM and RFID-equipped device 204 d.

The RFID transmitter 202 may be implemented as part of a security system or toll station, for example. Each of the wireless handset 204 a, the smart phone 204 b, the computer 204 c, and the exemplary FM and RFID-equipped device 204 d may comprise a single chip 206 with integrated RFID and FM radios for supporting FM and RFID data communications. The RFID terminal 202 may enable communication of RFID data between itself and the devices shown by utilizing the single chip 206. Accordingly, the various wireless devices shown in FIG. 1 may be enabled to transmit and receive RFID signals to/from the RFID terminal 202. The user of each device may, for example, hold it near the terminal to provide a means of identifying him or herself. In another example, the devices may communicate with the terminal 202 to perform a secure operation such as completing a financial transaction. In this regard, account information may be stored in a central database accessed by the terminal 202, or account may be stored locally on the device.

The FM transmitter 302 may be implemented as part of a radio station or other broadcasting device, for example. The FM transmitter 302 may enable communication of FM audio data to the devices shown in FIG. 3A by utilizing the single chip 206. Accordingly, the various wireless devices shown in FIG. 1 may be enabled to receive FM audio data. In this regard, each of the devices in FIG. 3A may comprise and/or may be communicatively coupled to a listening device 308 such as a speaker, a headset, or an earphone, for example.

The FM receiver may be enabled to receive FM audio data and may be associated with an audio system. For example, the FM receiver may be implemented as part of a car stereo. Accordingly, the various wires devices may be able to broadcast a signal to a “deadband” of an FM receiver for use by the associated audio system. For example, the smart phone 204 b may transmit a telephone call for listening over the audio system of an automobile, via usage of a deadband area of the car's FM stereo system. This may provide a universal ability to use this feature with all automobiles equipped simply with an FM radio with few, if any, other external FM transmission devices or connections being required. In another example, a computer, such as the computer 204 c, may comprise an MP3 player or another digital music format player and may broadcast a signal to the deadband of an FM receiver in a home stereo system. The music on the computer may then be listened to on a standard FM receiver with few, if any, other external FM transmission devices or connections.

While a wireless handset, a smart phone, and computing devices have been shown, a single chip that combines a RFID and FM transceiver and/or receiver may be utilized in a plurality of other devices and/or systems that receive and use an FM signal.

FIG. 2 is a block diagram illustrating an exemplary RFID system in connection with an embodiment of the invention. Referring to FIG. 2, the exemplary system 102 may comprise an Tx/Rx block 104, a processor 106, a nonvolatile memory 108, a RAM 110, an antenna 112, a frequency synthesizer 114, and a power supply 115. The exemplary system 102 may, for example, be an integrated system on chip (SoC). The system 102 may, for example, be integrated into a smart card or a portable electronic device 150.

The Tx/Rx block 104 may comprise suitable logic, circuitry, and/or code which may enable communication between the system 102 and the terminal 116. The Tx/Rx block 104 may, for example, be enabled to demodulate a received signal and pass the resulting data to the processor in the form of a bitstream. Similarly, the Tx/Rx block 104 may be enabled to modulate a carrier signal with the information comprising a bitstream received from the processor 106 and/or the memory 108.

The processor 106 may comprise suitable logic, circuitry, and/or code which may enable processing and/or storing data to/from the Tx/Rx block 104, the nonvolatile memory 108, the RAM 110, and the frequency synthesizer 114. In this regard, the processor may enable processing received data and may enable processing data to be transmitted to the terminal 116. For transmitting data, the processor may be enabled to control the Tx/Rx block 104 to modulate information onto a RF carrier.

The nonvolatile memory 108 may comprise suitable logic, circuitry, and/or code which may enable storing data when the system 108 is not powered. The nonvolatile memory 108 may store a set of instructions comprising a boot sequence to load and initialize an operating system. Accordingly, upon connecting to a terminal, the system 102 may power up and the processor 106 may execute the boot sequence.

The RAM 110 may comprise suitable logic, circuitry, and/or code which may enable storing data while the system 102 is powered. The RAM 110 may comprise one or more instructions which may be utilized by processor 106. In this regard, the RAM 110 may be loadable by the terminal 116 and, upon the terminal 116 being validated and/or authenticated, the processor 106 may be enabled to execute instructions from the RAM 110.

The antenna 112 may comprise suitable logic, circuitry, and/or code for coupling electromagnetic fields from the terminal 116 to the system 102. In this manner, an external field may impress a current in the antenna 112. Similarly, the antenna may enable transmitting signals output by the Tx/Rx block 104. The antenna 112 may be integrated into the system 102 or may be external.

The frequency synthesizer 114 may comprise suitable logic, circuitry, and/or code that may enable generation of fixed or variable frequency signals. For example, the clock generation block 114 may comprise one or more PLLs to generate one or more signals of variable frequency based on a single fixed frequency reference signal. In this regard, the PLL may comprise a fixed-frequency, a “divide by N”, or a “fractional N” architecture. Accordingly, the frequency synthesizer 114 may generate a carrier signal which may be modulated the Tx/Rx block 104. In this regard, frequencies generated by the frequency synthesizer 114 may include, but are not limited to 868 MHz to 928 MHz, 2.4 GHz to 2.483 GHz, and/or 5.725 to 5.875 GHz.

The power supply 115 may comprise suitable logic, circuitry, and/or code that may enable powering the system 102. In this regard, the power supply 115 may, for example, comprise a battery or other power source. The system 102 may be integrated into a portable electronic device and may receive power from the device's power supply. In this regard, the power supply 115 may, for example, enable the conditioning and/or distribution of voltages or currents received from the electronic device.

In an exemplary operation, the frequency synthesizer 115 may generate one or more signals used by the system 102 for clocking the various blocks of the system 102. Upon receiving a stable clock signal the processor 106 may execute a boot sequence from instructions stored in the non-volatile memory 108. In this regard, the boot sequence may comprise performing one or more operations to establish communication with the terminal 116. For example, the processor 106 may determine the type of terminal to which the system 102 may be interfacing and the rate and format of information to be exchanged via the Tx/Rx block 104. Upon establishing communication, the boot sequence may comprise performing one or more operations to validate and/or authenticate the terminal 116. Subsequent to establishing communication with the terminal, the system 102 may perform a variety of operations. In this regard, the system 102 may, for example, be utilized for identifying the system 102 or for purchasing goods and services using account information stored in the system 102. Accordingly, the system 102 may, for example, may be integrated into a “smart phone”. The system 102 represents only one embodiment of a RFID system and actual RFID systems may vary widely in complexity, manner of operation, functions performed, and other characteristics. Notwithstanding these variations, any RFID system comprising a signal generation circuit similar to or the same as the frequency synthesizer 114 may be utilized in accordance with an embodiment of the invention.

FIG. 3A is a block diagram of an exemplary system for FM transmission and/or FM reception, in connection with an embodiment of the invention. Referring to FIG. 3A the radio 120 may comprise two frequency synthesizers 124 a and 124 b, an FM receive (Rx) block 126, a memory 128, a processor 130, and a FM transmit (Tx) block 132.

The frequency synthesizers 124 a and 124 b may comprise suitable logic, circuitry, and/or code that may enable generation of fixed or variable frequency signals. For example, the frequency synthesizers 124 a and 124 b may each comprise one or more phase locked loops (PLL) and one or more reference signal generators, such as a crystal oscillator. Additionally, the frequency synthesizers 124 a and 124 b may each comprise, for example, one or more phase shifters and/or signal dividers such that two signals in phase quadrature may be generated.

The memory 128 may comprise suitable logic circuitry and/or code that may enable storing information. In this regard, the memory 128 may, for example, enable storing information utilized for controlling and/or configuring the frequency synthesizers 124. For example, the memory may store the value of state variables that may be utilized to control the frequency output by each of the frequency synthesizers 124. Additionally, the memory 128 may enable storing information that may be utilized to configure the FM Tx block 126 and the FM Rx block 132. In this regard, the FM RX block 126 and/or the FM tx block may comprise logic, circuitry, and/or code such as a filter, for example, that may be configured based on the desired frequency of operation.

The processor 130 may comprise suitable logic, circuitry, and/or code that may enable interfacing to the memory 128, the frequency synthesizer 124, the FM Rx block 126 and/or the FM Tx block 132. In this regard, the processor 130 may be enabled to execute one or more instruction that enable reading and/or writing to/from the memory 128. Additionally, the processor 130 may be enabled to execute one or more instruction that enable providing one or more control signals to the frequency synthesizer 124, the FM Rx block 126, and/or the FM Tx block 132.

The FM Rx block 126 may comprise suitable logic, circuitry, and/or code that may enable reception of FM signals. In this regard, the FM Rx block 126 may be enabled to tune to a desired channel, amplify received signals, down-convert received signals, and/or demodulate received signals to, for example, output data and/or audio information comprising the channel. For example, the FM Rx block 126 may utilize phase quadrature local oscillator signals generated by frequency synthesizer 124 a to down-convert received FM signals. The FM Rx block may, for example, be enabled to operate over the “FM broadcast band”, or approximately 60 MHz to 130 Mhz. Signal processing performed by the FM Rx block 126 may be preformed entirely in the analog domain, or the FM Rx block 126 may comprise one or more analog to digital converters and/or digital to analog converters.

The FM Tx block 132 may comprise suitable logic, circuitry, and/or code that may enable transmission of FM signals. In this regard, the FM Tx block 132 may enable frequency modulating a carrier signal with audio/data information. In this regard the carrier frequency may be generated by the clock frequency synthesizer 124 b. The FM Tx block 132 may also enable up-converting a modulated signal to a frequency, for example, in the “FM broadcast band”, or approximately 60 MHz to 130 MHz. Additionally, the FM Tx block may enable buffering and/or amplifying a FM signal such that the signal may be transmitted via the antenna 136.

The FM Rx block 126 and the FM Tx block 132 may share an antenna or utilize separate antennas. In the case of a shared antenna, a directional couple, transformer, or some other circuitry may be utilized to couple the Tx output and Rx input to the single antenna. Additionally, any antennas utilized by the FM Tx block 132 and/or the FM Rx block 126 may be integrated into the same substrate as the system 120 or may be separate. Exemplary antenna configurations are further illustrated in FIGS. 3B, 3C, 3D, and 3E.

In an exemplary operation of the system 120, one or more signals provided by the processor 130 may configure the system 120 to either transmit or receive FM signals. To receive FM signals the processor 130 may provide one or more control signals to frequency synthesizers 124 a and 124 b in order to generate appropriate LO frequencies based on the reference signal f_(ref). In this regard, the processor may interface to the memory 128 in order to determine the appropriate state of any control signals provided to the frequency synthesizers 124 a and 124 b. In this manner, the transmit frequency and receive frequency may be determined independently. Accordingly, utilizing a transmit frequency different from the receive frequency may enable simultaneous transmission and reception of FM signals.

FIG. 3B is a block diagram illustrating a FM transceiver sharing an external antenna between transmit and receive functions, in connection with an embodiment of the invention. Referring to FIG. 3B, there is shown a FM transceiver 120, a coupling device 150, and a bi-directional antenna 152. The antenna 152 may transmit and/or receive FM signals. The coupling device 150 may comprise suitable logic, circuitry, and/or code that may enable simultaneously passing FM signals received via the antenna 152 to the FM Rx block 126 and signals from the FM Tx block 132 to the antenna 152 for transmission to a remote FM receiver. In this regard, the coupling device may comprise one or more filters, for example, that enable passing signals of different frequencies to different ports.

FIG. 3C is a block diagram illustrating a FM transceiver utilizing separate external receive and transmit antennas, in connection with an embodiment of the invention. Referring to FIG. 3C, there is shown a FM transceiver 120, a receive antenna 154 a, and a transmit antenna 154 b. The receive antenna 154 a may receive FM signals and pass them to the FM Rx block 126. The transmit antenna 154 b may receive FM signals from FM Tx block 132 and may transmit the signals for reception by a remote FM receiver.

FIG. 3D is a block diagram illustrating a FM transceiver sharing an integrated antenna between transmit and receive functions, in connection with an embodiment of the invention. Referring to FIG. 3D, there is shown an integrated system comprising an FM transceiver 120, a coupling device 158, and an antenna 156. The antenna 156 may transmit and/or receive FM signals. The coupling device 150 may comprise suitable logic, circuitry, and/or code that may enable simultaneously passing FM signals received via the antenna 156 to the FM Rx block 126 and signals from the FM Tx block 132 to the antenna 156 for transmission to a remote FM receiver. In this regard, the coupling device may comprise one or more filters, for example, that enable passing signals of different frequencies to different ports.

FIG. 3E is a block diagram illustrating a FM transceiver utilizing integrated receive and transmit antennas, in connection with an embodiment of the invention. Referring to FIG. 3E, there is shown an integrated system comprising a FM transceiver 120, a receive antenna 160 a, and a transmit antenna 160 b. The receive antenna 160 a may receive FM signals and pass them to the FM Rx block 126. The transmit antenna 160 b may receive FM signals from FM Tx block 132 and may transmit the signals for reception by a remote FM receiver.

FIG. 4A is an exemplary diagram of a System on Chip (SoC) with integrated RFID and FM radios, in accordance with an embodiment of the invention. Referring to FIG. 4A, the SoC 400 may comprise a RFID block 410 and an FM block 420.

The RFID block 410 may comprise suitable logic, circuitry, and/or code that may enable communicating with an RFID terminal. In this regard, the RFID block may be similar to or the same as the RFID system 102 disclosed in FIG. 2. Moreover, the RFID block may comprise a frequency synthesizer 412 that may be similar to or the same as the frequency synthesizer 114 disclosed in FIG. 2. Accordingly, the frequency synthesizer 412 may comprise a PLL that may generate a signal utilized in the communication of RFID data. One or more control signals may be provided to the RFID block 410 by the processor 130 and/or the memory 128. Similarly, one or more control signals may be provided to the memory 128 and/or the processor 130 by the RFID block 410. In this regard, digital information may be exchanged between the RFID block 410 and the FM block 420. For example, changes in operating frequency of the frequency synthesizer 412 may be communicated to the memory 128 and/or the processor 130 such that the control word to a DDFS block may be altered to compensate for the frequency change.

The FM block 420 may comprise suitable logic, circuitry, and/or code that may enable the simultaneous transmission and reception of FM signals. In this regard, the FM block 420 may be similar to the FM system 120 disclosed in FIG. 3A. In contrast to the system 120, the FM block 420 may comprise two DDFSs 422 a and 422 b instead of the traditional analog frequency synthesizers, such as the frequency synthesizers 124 a and 124 b. Accordingly, the FM block 420 may be enabled to utilize reference signals of widely varying frequency. In this regard, the DDFS 422 may enable utilizing the output of the frequency synthesizer 412 to generate signals utilized by the FM Tx block 132 and the FM Rx block 126. In this manner, a reduction in power consumption and circuit size may be realized in the SoC 400 by sharing a single frequency synthesizer between the FM block 420 and the RFID block 410. Moreover, because the DDFSs 422 a and 422 b may be controlled to output nearly any frequency from DC to half the reference frequency, a single reference frequency may be utilized to generate different transmit and receive frequencies. Consequently, the FM block 420 may simultaneously transmit and receive FM signals. Additional details of the DDFSs 422 a and 422 b may be found in FIG. 4B.

In an exemplary operation, the system 120 may simultaneously transmit FM signals, receive FM signals, and interface to an RFID terminal. To receive FM signals the processor 130 interface to the memory 128 to provide a control word to the DDFS 422 a to enable generation of an appropriate LO frequency for the desired receive channel, based on the reference signal, f_(ref). In this regard, f_(ref) may comprise an output of a PLL utilized by the RFID block 410. For example, the RFID may operate at 900 MHz and the frequency generator 412 may accordingly output a 900 MHz signal. This DDFS 422 a may thus utilize an appropriate control word and the 900 MHz signal to generate, for example, a frequency in the “FM broadcast band”, or approximately 60 MHz to 130 MHz. To transmit FM signals the processor may provide a control word to the DDFS 422 b in order to generate an appropriate LO frequency for the desired transmit channel, based on the reference signal, f_(ref). Alternatively, the processor may provide a series of control words to the DDFS 422 b in order to generate a FM signal. In this regard, the processor may interface to the memory 128 in order to determine the appropriate state of any control signals and the appropriate values of the control word provided to the DDFS 422 b. The reference signal f_(ref) may comprise an output of a PLL utilized by the RFID block 410. For example, the RFID may operate at 900 MHz and the frequency generator 412 may accordingly output a 900 MHz signal. This DDFS 422 a may thus utilize an appropriate control word and the 900 MHz signal to generate, for example, a carrier frequency in the “FM broadcast band”, or approximately 60 MHz to 130 MHz.

A different control word may be provided to each of the DDFSs 422 a and 422 b to enable generating a transmit frequency and a different receive frequency. Accordingly, the system may enable simultaneous transmission and reception of FM signals utilizing a single reference frequency.

FIG. 4B is a block diagram of a direct digital frequency synthesizer in accordance with an embodiment of the invention. In one embodiment, DDFS block 422 may comprise an accumulator 404 and two digital to analog conversion (DAC) blocks 406 a and 406 b.

Referring to FIG. 4B, the accumulator block 404 may comprise suitable logic, circuitry, and/or code to enable successively adding CTRL to a value stored in the accumulator on each cycle of a reference clock. The accumulator 404 may also receive a reference signal, f_(ref), which may be fixed-frequency or may be of varying frequency. In the case of a varying f_(ref), the change in frequency may be compensated for by altering CTRL such that the frequency output by the DDFS may be unaffected. For example, I and Q may be in phase quadrature. In this regard, CTRL and f_(ref) may determine phase and frequency of output signals I and Q. Referring to FIG. 4B, the DAC blocks 406 a and 406 b may comprise suitable logic, circuitry, and and/or code that may enable output of one or more signals of varying phase, frequency, or amplitude. In one embodiment, the DAC blocks 406 a and 406 b may comprise a number of lookup tables and/or one or more logic blocks used to generate output signals I and Q. In this manner, the DDFS block 422 is a digitally-controlled signal generator that may vary phase, frequency, and/or amplitude of one or more output signals based on a single reference clock, and a control word, CTRL.

In operation, CTRL may be provided to the accumulator 404, and may be successively added to a value stored in the accumulator 404 on each cycle of the reference clock. In this manner, the sum will eventually be greater than the maximum value the accumulator can store, and the value in the accumulator may overflow or “wrap”. Accordingly, an N-bit accumulator will overflow at a frequency f_(ddfs) given by EQ. 1.

f _(ddfs) =f _(ref)(CTRL/2^(N))  EQ.1

In this manner, the output of the accumulator, θ_(ctrl), will be periodic with period 1/f_(ddfs) and may represent the phase angle of a signal. In this regard, the DDFS is well suited as a frequency generator that outputs one or more sine waves or other periodic waveforms over a large range of frequencies, from almost DC to approximately half the reference clock frequency f_(ref).

The DDFS 422 may, for example, be utilized in a time division duplexed (TDD) scheme in which it generates two frequencies, f1 and f2, in alternating time intervals. Moreover, the phase of f1 and f2 may be continuous such that little or no phase error is introduced when switching between frequencies. Additionally, prior to changing CTRL, the state of the DDFS may be saved in, for example, a memory such as the memory 128. In this manner, the output signal, f1 for example, may be interrupted and then resumed without losing the phase information comprising the generated signals. For example, each time the DDFS resumes generating f1, the saved state may be loaded from memory, and the signal f1 may resume from the last phase angle transmitted before the DDFS interrupted f1 to transmit f2. Accordingly, since phase continuity is maintained, rapidly switching between transmit and receive functions may have negligible effects on the generated signals I and Q. In this manner, the signals I and Q may appear as continuous, uninterrupted signals to the FM Rx block 126 disclosed in FIG. 4A, for example.

FIG. 5 is a flow chart illustrating exemplary steps in simultaneous transmission and reception of FM signals utilizing DDFSs clocked by a RFID PLL, in accordance with an embodiment of the invention. In this regard, one or more of the exemplary step shown in FIG. 5 may be performed by a system such as the chip 400 illustrated in FIG. 4A. Referring to FIG. 5, subsequent to a start step 500, in step 502 an appropriate frequency to generate for RFID communications may be determined. For example, at start-up, the processor 130 described in FIG. 4A may read a default frequency setting from the memory 128. Subsequent to step 502 the exemplary steps may proceed to step 504.

In step 504 a PLL or other frequency synthesizer may be controlled/configured to generate the frequency determined in step 502. For example, the processor 130 may provide the value of N for a divide-by-N block of a PLL comprising the frequency synthesizer 412. Subsequent to step 504 the exemplary steps may proceed to step 508.

In step 508 an appropriate frequency for FM transmission and an appropriate frequency for FM reception may be determined. For example, an external input may allow a user to configure desired FM transmit and Receive frequencies. Alternatively, the processor 130 may read frequency settings from the memory 128. Subsequent to step 508 the exemplary steps may proceed to step 510.

In step 510, the FM Tx block 132 and the FM Rx block 126 may be configure to transmit and receive FM signals at the frequencies determined in step 508. In this regard, the processor 130 and/or the memory 128 may provide one or more control words to the DDFSs 422 a and 422 b. Accordingly, the control words may be such that the DDFSs 422 a and 422 b output the frequencies determined in step 508 when clocked by the PLL frequency determined in step 502. Additionally in step 510 the processor 130 may provide one or more control signals to configure the FM Tx block 126 and the FM Rx block 132. For example, the FM Tx block 132 and the FM Rx block 126 may each comprise a digitally tunable bandpass filter that the processor 130 may configure to pass the FM frequencies determined in Step 508.

Accordingly, the present invention may be realized in hardware, software, or a combination of hardware and software. The present invention may be realized in a centralized fashion in at least one computer system, or in a distributed fashion where different elements are spread across several interconnected computer systems. Any kind of computer system or other apparatus adapted for carrying out the methods described herein is suited. A typical combination of hardware and software may be a general-purpose computer system with a computer program that, when being loaded and executed, controls the computer system such that it carries out the methods described herein.

The present invention may also be embedded in a computer program product, which comprises all the features enabling the implementation of the methods described herein, and which when loaded in a computer system is able to carry out these methods. Computer program in the present context means any expression, in any language, code or notation, of a set of instructions intended to cause a system having an information processing capability to perform a particular function either directly or after either or both of the following: a) conversion to another language, code or notation; b) reproduction in a different material form.

While the present invention has been described with reference to certain embodiments, it will be understood by those skilled in the art that various changes may be made and equivalents may be substituted without departing from the scope of the present invention. In addition, many modifications may be made to adapt a particular situation or material to the teachings of the present invention without departing from its scope. Therefore, it is intended that the present invention not be limited to the particular embodiment disclosed, but that the present invention will include all embodiments falling within the scope of the appended claims. 

1. A method for signal processing, the method comprising: generating a first signal to enable transmission and/or reception of RFID signals; and generating, via a plurailty of DDFSs, a corresponding plurality of signals which enable simultaneous transmission and reception of frequency modulated signals, wherein said plurality of DDFSs are clocked by said generated first signal.
 2. The method according to claim 1, comprising generating one or more control words input to said plurality of DDFSs that control said generation of said plurality of signals by said plurality of DDFSs.
 3. The method according to claim 1, wherein said transmission occurs at a first frequency and said reception occurs at a second frequency.
 4. The method according to claim 1, comprising adjusting one or more control words input to said plurality of DDFSs, which control. said generation of said plurality of signals by said plurality of DDFSs, to compensate for changes in a frequency of said first signal.
 5. The method according to claim 1, wherein a frequency of said first signal is within one of the following bands: 868 MHz to 928 MHz, 2.4 GHz to 2.483 GHz, and/or 5.725 to 5.875 GHz.
 6. The method according to claim 1, wherein a frequency of each of said generated plurality of signals is within a frequency band of 60 MHz to 130 MHz.
 7. The method according to claim 1, wherein each of said generated plurality of signals comprises an in-phase component and a quadrature-phase component.
 8. The method according to claim 1, comprising generating said first signal via a phase locked loop.
 9. The method according to claim 8, wherein said phase locked loop operates at a fixed frequency.
 10. A system for signal processing, the system comprising: one or more circuits that generate a first signal to enable transmission and/or reception of RFID signals; and said one or more circuits clocks a plurality of DDFSs via said generated first signal to generate a corresponding plurality of signals, which enable simultaneous transmission and reception of frequency modulated signals.
 11. The system according to claim 12, wherein said one or more circuits generate one or more control words input to said plurality of DDFSs that control said generation of said plurality of signals by said plurality of DDFS.
 12. The system according to claim 12, wherein said FM transmission occurs at a first frequency and said FM reception occurs at a second frequency.
 13. The system according to claim 12, wherein said one or more circuits adjusts one or more control words input to said plurality of DDFSs, which control said generation of said plurality of signals by said plurality of DDFSs, to compensate for changes in a frequency of said first signal
 14. The system according to claim 12, wherein a frequency of said first signal is within one of the following frequency bands: 868 MHz to 928 MHz, 2.4 GHz to 2.483 GHz, and 5.725 to 5.875 GHz.
 15. The system according to claim 12, wherein a frequency of each of said generated plurality of signals is within a frequency band of 60 MHz to 130 MHz.
 16. The system according to claim 12, wherein each of said generated plurality of signals comprises an in phase component and a quadrature component.
 17. The system according to claim 12, wherein said one or more circuits comprise a phase locked loop that generates said first signal.
 18. The system according to claim 21, wherein said phase locked loop operates at a fixed frequency.
 19. A machine-readable storage having stored thereon, a computer program having at least one code section for signal processing, the at least one code section being executable by a machine for causing the machine to perform steps comprising: generating a first signal to enable transmission and/or reception of RFID signals; and generating, via a plurailty of DDFSs, a corresponding plurality of signals which enable simultaneous transmission and reception of frequency modulated signals, wherein said plurality of DDFSs are clocked by said generated first signal.
 20. The machine-readable storage according to claim 19, wherein the at least one code section enables generating one or more control words input to said plurality of DDFSs that control said generation of said plurality of signals by said plurality of DDFSs.
 21. The machine-readable storage according to claim 19, wherein said transmission occurs at a first frequency and said reception occurs at a second frequency.
 22. The machine-readable storage according to claim 19, wherein the at least one code section enables adjusting one or more control words input to said plurality of DDFSs, which control said generation of said plurality of signals by said plurality of DDFSs, to compensate for changes in a frequency of said first signal.
 23. The machine-readable storage according to claim 19, wherein a frequency of said first signal is within one of the following bands: 868 MHz to 928 MHz, 2.4 GHz to 2.483 GHz, and/or 5.725 to 5.875 GHz.
 24. The machine-readable storage according to claim 19, wherein a frequency of each of said generated plurality of signals is within a frequency band of 60 MHz to 130 MHz.
 25. The machine-readable storage according to claim 19, wherein each of said generated plurality of signals comprises an in-phase component and a quadrature-phase component.
 26. The machine-readable storage according to claim 19, wherein the at least one code section enables generating said first signal via a phase locked loop.
 27. The machine-readable storage according to claim 26, wherein said phase locked loop operates at a fixed frequency. 